

## SANYO Semiconductors **DATA SHEET**

## **LC87F14C8SA**

CMOS IC FROM 128K byte, RAM 10K byte on-chip

# 8-bit 1-chip Microcontroller with USB-host controller

#### Overview

The SANYO LC87F14C8SA is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 128K-byte flash ROM (onboard programmable), 10240-byte RAM, an on-chip debugger, a sophisticated 16-bit timers/counters (may be divided into 8-bit timers), 16-bit timers/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, three synchronous SIO interface (with automatic block transmit/receive function), an asynchronous/synchronous SIO interface, a UART interface (full duplex), a Full-Speed USB interface (host controller), an 8-bit 12-channel AD converter, two 12-bit PWM channels, a system clock frequency divider, ROM correction function, and a 36-source 10-vector address interrupt feature.

#### **Features**

- ■Flash ROM
  - Capable of on-board-programming with wide range, 3.0V to 5.5V, of voltage source.
  - Block-erasable in 128-byte units
  - $131072 \times 8$  bits

#### **■**RAM

- $10240 \times 9$  bits
- ■Minimum Bus Cycle Time
  - 83.3ns (CF=12MHz)

Note: The bus cycle time here refers to the ROM read speed.

- ■Minimum Instruction Cycle Time (tCYC)
  - 250ns (CF=12MHz)
    - \* This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.
    - Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
    - Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

#### SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

#### **■**Ports

• I/O ports

Ports whose I/O direction can be designated in 1-bit units 28 (P10 to P17, P20 to P27, P30 to P34,

P70 to P73, PWM0, PWM1, XT2)

Ports whose I/O direction can be designated in 4-bit units

• USB ports

• Dedicated oscillator ports

• Input-only port (also used for oscillation)

Reset pins

• Power pins

■Timers

• Timer 0: 16-bit timer/counter with two capture registers.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)  $\times$  2 channels

8 (P00 to P07)

2 (CF1, CF2)

1 (XT1)

 $1(\overline{RES})$ 

2 (UHD+, UHD-)

6 (VSS1 to 3, VDD1 to 3)

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)

+ 8-bit counter (with two 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)

Mode 3: 16-bit counter (with two 16-bit capture registers)

• Timer 1: 16-bit timer/counter that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/

counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an-8bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
  - 2) Interrupts programmable in 5 different time schemes

#### **■**SIO

- SIO0: Synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Transfer clock cycle: 4/3 to 512/3 tCYC
  - 3) Automatic continuous data transmission

(1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)

- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- SIO4: Synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Transfer clock cycle: 4/3 to 1020/3 tCYC
  - 3) Automatic continuous data transmission (1 to 4096 bytes, specifiable in 1 byte units, suspension and resumption of data transmission possible in 1 byte or 2 bytes units)
  - 4) Auto-start-on-falling-edge function
  - 5) Clock polarity selectable
  - 6) CRC16 calculator circuit built in

Continued on next page.

#### Continued from preceding page.

- SIO9: Synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Transfer clock cycle: 4/3 to 1020/3 tCYC
  - 3) Automatic continuous data transmission (1 to 4096 bytes, specifiable in 1 byte units, suspension and resumption of data transmission possible in 1 byte or 2 bytes units)
  - 4) Auto-start-on-falling-edge function
  - 5) Clock polarity selectable
  - 6) CRC16 calculator circuit built in

#### ■Full Duplex UART

• UART1

1) Data length: 7/8/9 bits selectable

2) Stop bits: 1 bit (2 bits in continuous transmission mode)

3) Baud rate: 16/3 to 8192/3 tCYC

■AD Converter: 8 bits × 12 channels

■PWM: Multifrequency 12-bit PWM × 2 channels

- ■USB Interface (host controller)
  - Full-Speed is supported
  - Transfer type: Control, Bulk, Interrupt, or Isochronous transfer possible
- ■Watchdog Timer
  - External RC watchdog timer
  - Interrupt and reset signals selectable

#### **■**Clock Output Function

- 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
- 2) Able to output oscillation clock of sub clock.

#### **■**Interrupts

- 36 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source		
1	00003H	X or L	INT0		
2	0000BH	X or L	INT1		
3	00013H	H or L	INT2/T0L/INT4/UHC bus active		
4	0001BH	0001BH H or L INT3/INT5/base timer			
5	00023H	H or L	T0H/INT6/UHC device attach/UHC device detach/UHC resume		
6	0002BH	H or L	T1L/T1H/INT7/SIO9		
7	00033H	H or L	SIO0/UART1 receive		
8	0003BH	H or L	SIO1/SIO4/UART1 transmit		
9	00043H	H or L	ADC/T6/T7/UHC-ACK/UHC-NAK/UHC error/UHC STALL		
10	0004BH	H or L	Port 0/PWM0/PWM1/T4/T5/UHC-SOF		

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 5120 levels (the stack is allocated in RAM.)

#### ■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
24 bits ÷ 16 bits
16 tCYC execution time)
24 bits ÷ 16 bits
12 tCYC execution time)
12 tCYC execution time)

#### **■**Oscillation Circuits

• RC oscillation circuit (internal): For system clock

CF oscillation circuit:
 Crystal oscillation circuit:
 PLL circuit (internal):
 For system clock, USB interface
 For system clock, time-of-day clock
 For USB interface (see Fig.5)

#### ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - 1) Oscillation is not halted automatically.
  - 2) Canceled by a system reset or occurrence of an interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The PLL base clock generator, CF, RC and crystal oscillators automatically stop operation.
  - 2) There are four ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the lower level.
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
    - (4) Having an bus active interrupt source established in the USB host controller circuit
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - 1) The PLL base clock generator, CF and RC oscillator automatically stop operation.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are five ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
    - (4) Having an interrupt source established in the base timer circuit
    - (5) Having an bus active interrupt source established in the USB host controller circuit

#### ■ROM correction function

- Executes the correction program on detection of a match with the program counter value.
- Correction program area size: 128 bytes

#### ■Package Form

• TQFP48J(7×7): Lead-free type

#### **■**Development Tools

• On-chip debugger: TCB87 type-A or TCB87 type-B + LC87F14C8A

#### ■Flash ROM Programming Boards

Package	Programming boards
TQFP48J(7 × 7)	W87F55256SQ


■Recommended EPROM Programmer

Maker	Model	Supported version	Device	
Flash Support Group, Inc.	AF9708/AF9709/AF9709B	After 02.25	I COZEE ICON ENCT	
(Single)	(including product of Ando Electric Co.,Ltd)	Alter 02.35	LC8/F5JC8A FAST	
	AF9723(Main body)	After 02 04		
Flash Support Group, Inc.	(including product of Ando Electric Co.,Ltd)	Alter 02.04	1 COZEE ICOA EAST	
(Gang)	AF9833(Unit)	After 04 92	LC67F3JC6A FAST	
	(including product of Ando Electric Co.,Ltd)	Alter 01.83		
SANYO	SKK(Sanyo FWS)	Application Version :After 1.03	1.09751409	
SAINTO	SKK(SallyO FWS)	After 02.35 LC87F5JC8A  After 02.04 LC87F5JC8A  After 01.83	LC67714C8	


## **Package Dimensions**

unit: mm (typ)

3288



#### **Pin Assignment**




SANYO: TQFP48J(7×7) "Lead-free Type"

TQFP48J	NAME
1	P73/INT3/T0IN
2	RES
3	XT1/AN10
4	XT2/AN11
5	V <sub>SS</sub> 1
6	CF1
7	CF2
8	V <sub>DD</sub> 1
9	P10/SO0
10	P11/SI0/SB0
11	P12/SCK0
12	P13/SO1
13	P14/SI1/SB1
14	P15/SCK1
15	P16/T1PWML
16	P17/T1PWMH/BUZ
17	PWM1
18	PWM0
19	$V_{ m DD}^2$
20	V <sub>SS</sub> 2
21	P00/AN0
22	P01/AN1
23	P02/AN2/DBGP0
24	P03/AN3/DBGP1
16 17 18 19 20 21 22 23	P17/T1PWMH/BUZ  PWM1  PWM0  VDD2  VSS2  P00/AN0  P01/AN1  P02/AN2/DBGP0

TQFP48J	NAME
25	P04/AN4/DBGP2
26	P05/AN5/CKO
27	P06/AN6/T6O
28	P07/AN7/T7O
29	P20/INT4/INT6
30	P21/INT4
31	P22/INT4/SO4/RD
32	P23/INT4/SI4/WR
33	P24/INT5/INT7/SCK4
34	P25/INT5/SO9/RD9
35	P26/INT5/SI9/WR9
36	P27/INT5/SCK9
37	UHD-
38	UHD+
39	V <sub>DD</sub> 3
40	V <sub>SS</sub> 3
41	P34/UFILT
42	P33
43	P32
44	P31/URX1
45	P30/UTX1
46	P70/INT0/T0LCP/AN8
47	P71/INT1/T0HCP/AN9
48	P72/INT2/T0IN

## **System Block Diagram**



## **Pin Description**

Pin Name	I/O				Description				Option	
V <sub>SS</sub> 1,	-	- power supp	ly pin						No	
√SS <sup>2,</sup>										
V <sub>SS</sub> 3										
V <sub>DD</sub> 1,	-	+ power supp	oly pin						No	
$V_{DD}^2$										
V <sub>DD</sub> 3	-	USB reference	ce voltage pin						Yes	
Port 0	I/O	• 8-bit I/O po	rt						Yes	
P00 to P07	1	I/O specifia	ble in 4-bit unit	s						
		Pull-up resi	stors can be tu	rned on and off	in 4-bit units.					
		HOLD rese	t input							
		Port 0 inter	rupt input							
		Pins function								
				N0 to AN7 (P00	=					
		1		BGP0 to DBGP2	2 (P02 to P04)					
			m Clock Output							
			6 toggle output							
D 4	1/0		7 toggle output	IS					V	
Port 1	I/O	8-bit I/O po		c					Yes	
P10 to P17		1	ble in 1-bit unit	s rned on and off	in 1 hit units					
		Pin function		ined on and on	iii i-bit uiiits.					
		P10: SIO0								
			data input/bus I	//O						
		P12: SIO0	-	,, •						
		P13: SIO1								
			data input/bus I	I/O						
		P15: SIO1	clock I/O							
		P16: Timer	1 PWML outpu	ıt						
		P17: Timer	1 PWMH outpu	ut/beeper outpu	t					
Port 2	I/O	• 8-bit I/O po	rt						Yes	
P20 to P27	1	I/O specifia	ble in 1-bit unit	s						
		Pull-up resi	stors can be tu	rned on and off	in 1-bit units.					
		Pin function	าร							
		P20 to P23	•	•	t / timer 1 event	•				
			timer 0L capture input / timer 0H capture input							
		P24 to P27	•	· ·	t / timer 1 event	-				
		DOG INITO	•	•	0H capture inpu	t				
			nput/timer 0L c	<u> </u>						
			P22: SIO4 date I/O/parallel interface RD output P23: SIO4 date I/O/parallel interface WR output							
			•	input / timer 0H	•					
				Interface RD9						
				I interface WR9						
		P27: SIO9	•	intoriaco i i i	output					
			knowledge type	Э						
					Rising &					
			Rising	Falling	Falling	H level	L level			
		INT4	enable	enable	enable	disable	disable			
		INT5	enable	enable	enable	disable	disable			
		INT6 INT7	enable enable	enable enable	enable enable	disable disable	disable disable			

Continued on next page.

Continued from preceding page.

Pin Name	I/O				Description			Option			
Port 3	I/O	• 5-bit I/O port	• 5-bit I/O port								
P30 to P34		<ul> <li>I/O specifiable</li> </ul>	e in 1-bit units								
		<ul> <li>Pull-up resist</li> </ul>	ors can be turn	ed on and off ir	1-bit units.						
		<ul> <li>Pin functions</li> </ul>									
		P30: UART1	transmit								
		P31: UART1	receive								
		P34: USB int	P34: USB interface PLL filter pin (see Fig.5)								
Port 7	I/O	4-bit I/O port						No			
P70 to P73		<ul> <li>I/O specifiabl</li> </ul>	e in 1-bit units								
		<ul> <li>Pull-up resist</li> </ul>	ors can be turn	ed on and off ir	n 1-bit units.						
		<ul> <li>Pin functions</li> </ul>									
		P70: INT0 inp	out/HOLD reset	input/timer 0L	capture input/wa	atchdog timer o	utput				
		P71: INT1 inp	out/HOLD reset	input/timer 0H	capture input						
		P72: INT2 inp	out/HOLD reset	input/timer 0 e	vent input/						
		timer 0L	capture input	High speed clo	ock counter inpu	t					
		P73: INT3 inp	out (with noise	filter) /timer 0 ev	ent input/timer (	OH capture inpu	it				
		AD converter	input port: AN	8(P70), AN9(P7	1)						
		Interrupt ackr	nowledge type		T	1					
			Rising	Falling	Rising & Falling	H level	L level				
		INT0	enable	enable	disable	enable	enable				
		INT1	enable	enable	disable	enable	enable				
		INT2	enable	enable	enable	disable	disable				
		INT3	enable	enable	enable	disable	disable				
PWM0	I/O	PWM0 and P	WM1 output po	ort				No			
PWM1		General-purp	ose input port								
UHD-	I/O	USB data I/C	pin UHD-					No			
		General-purp	ose I/O port								
UHD+	I/O	USB data I/C	pin UHD+					No			
		General-purp	ose I/O port								
RES	Input	Reset pin						No			
XT1	Input	• 32.768kHz ci	vstal oscillator	input pin				No			
		Pin functions	-								
		General-purp	ose input port								
			input port: AN	10							
				if not to be use	ed.						
XT2	I/O	32.768kHz cry						No			
		Pin functions		1.501.5							
		General-purp									
			input port: AN	11							
				nd kept open if r	not to be used						
CF1	Input	Ceramic reson		F sko II I				No			
CF2	Output	Ceramic reson						No			
01 2	Output	Ceramic reson	ator output pin					INO			

#### **Port Output Types**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
P20 to P27 P30 to P34		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
PWM0, PWM1	-	No	CMOS	No
UHD+, UHD-	-	No	CMOS	No
XT1	-	No	Input only	No
XT2	-	No	32.768kHz crystal oscillator output	No


Note 1: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).

#### **Power Pin Treatment**


Connect the IC as shown below to minimize the noise input to the V<sub>DD</sub>1 pin.

Be sure to electrically short the VSS1, VSS2, and VSS3 pins.

Example 1: When the microcontroller is in the backup state in the HOLD mode, the power to sustain the high level of output ports is supplied by their backup capacitors.



Example 2: The high level output at ports is not sustained and unstable in the HOLD backup mode.



#### **USB Reference Power Option**


When a voltage 4.5 to 5.5V is supplied to V<sub>DD</sub>1 and the internal USB reference voltage circuit is activated, the reference voltage for USB port output is generated. The active/inactive state of the reference voltage circuit can be switched by option selection. The procedure for marking the option selection is described below.

		(1)	(2)	(3)	(4)
Option selection	USB Regulator	USE	USE	USE	NONUSE
	USB Regulator in HOLD mode	USE	NONUSE	NONUSE	NONUSE
	USB Regulator in HALT mode	USE	NONUSE	USE	NONUSE
Reference voltage circuit state	Normal state	active	active	active	inactive
	HOLD mode	active	inactive	inactive	inactive
	HALT mode	active	inactive	active	inactive

- When the USB reference voltage circuit is made inactive, the level of the reference voltage for USB port output is equal to V<sub>DD</sub>1.
- Selection (2) or (3) can be used to set the reference voltage circuit inactive in HOLD or HALT mode.
- $\bullet$  When the reference voltage circuit is activated, the current drain increases by approximately  $100\mu A$  compared with when the reference voltage circuit is inactive.


Example 1: V<sub>DD</sub>1=V<sub>DD</sub>2=3.3V

- Inactivating the reference voltage circuit (selection (4)).
- Connecting V<sub>DD</sub>3 to V<sub>DD</sub>1 and V<sub>DD</sub>2.



Example 2: VDD1=VDD2=5.0V

- Activating the reference voltage circuit (selection (1)).
- Isolating Vpp3 from Vpp1 and Vpp2, and connecting capacitor between Vpp3 and Vss.



## Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

	Parameter	Symbol	Pin/Remarks	Conditions			Specif	cation	ı
	- aramotor	,			V <sub>DD</sub> [V]	min	typ	max	unit
	ximum supply tage	V <sub>DD</sub> max	$V_{DD}1$ , $V_{DD}2$ , $V_{DD}3$	$V_{DD}1 = V_{DD}2 = V_{DD}3$		-0.3		+6.5	
Inp	ut voltage	V <sub>I</sub> (1)	XT1, CF1			-0.3		V <sub>DD</sub> +0.3	V
	ut/output tage	V <sub>IO</sub> (1)	Ports 0, 1, 2, 3, 7 PWM0, PWM1 XT2			-0.3		V <sub>DD</sub> +0.3	·
	Peak output current	IOPH(1)	Ports 0, 1, 2	When CMOS output type is selected     Per 1 applicable pin		-10			
		IOPH(2)	PWM0, PWM1	Per 1 applicable pin		-20			
		IOPH(3)	Ports 3 P71 to P73	When CMOS output type is selected     Per 1 applicable pin		-5			
t current	Average output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2	When CMOS output type is selected     Per 1 applicable pin		-7.5			
ntpn		IOMH(2)	PWM0, PWM1	Per 1 applicable pin		-15			
High level output current		IOMH(3)	Port 3 P71 to P73	When CMOS output type is selected     Per 1 applicable pin		-3			
I	Total output	ΣΙΟΑΗ(1)	Ports 0, 2	Total of all applicable pins		-25			
	current	ΣΙΟΑΗ(2)	Port 1 PWM0, PWM1	Total of all applicable pins		-25			
		ΣΙΟΑΗ(3)	Ports 0, 1, 2 PWM0, PWM1	Total of all applicable pins		-45			
		ΣIOAH(4)	Port 3 P71 to P73	Total of all applicable pins		-10			
		ΣΙΟΑΗ(5)	UHD+, UHD-	Total of all applicable pins		-25			mA
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin				20	
		IOPL(2)	P00, P01	Per 1 applicable pin				30	
		IOPL(3)	Ports 3, 7 XT2	Per 1 applicable pin				10	
current	Average output current (Note 1-1)	IOML(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin				15	
ıtput		IOML(2)	P00, P01	Per 1 applicable pin				20	
Low level output cu		IOML(3)	Ports 3, 7 XT2	Per 1 applicable pin				7.5	
NO.	Total output	ΣIOAL(1)	Ports 0, 2	Total of all applicable pins				45	
7	current	ΣIOAL(2)	Port 1 PWM0, PWM1	Total of all applicable pins				45	
		ΣIOAL(3)	Ports 0, 1, 2 PWM0, PWM1	Total of all applicable pins				80	
		ΣIOAL(4)	Ports 3, 7 XT2	Total of all applicable pins				15	
		ΣIOAL(5)	UHD+, UHD-	Total of all applicable pins				25	
	owable power sipation	Pd max	TQFP48J(7×7)	Ta=-40 to +85°C				140	mW
Ор	erating ambient	Topr				-40		+85	
	orage ambient	Tstg				-55		+125	°C

Note 1-1: The mean output current is a mean value measured over 100ms.

## Allowable Operating Conditions at Ta = -40 °C to +85 °C, $V_SS1 = V_SS2 = V_SS3 = 0V$

						Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	0.245μs≤tCYC≤200μs		3.0		5.5	
supply voltage (Note 2-1)			0.490µs≤tCYC≤200µs Except for onboard programming		2.7		5.5	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	RAM and register contents sustained in HOLD mode.		2.0		5.5	
High level input voltage	V <sub>IH</sub> (1)	Ports 0, 1, 2, 3 P71 to P73 P70 port input/ interrupt side PWM0, PWM1		2.7 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	Port 70 watchdog timer side		2.7 to 5.5	0.9V <sub>DD</sub>		V <sub>DD</sub>	.,
	V <sub>IH</sub> (3)	XT1, XT2, CF1, RES		2.7 to 5.5	0.75V <sub>DD</sub>		$V_{DD}$	V
Low level input voltage	V <sub>IL</sub> (1)	Ports 1, 2, 3 P71 to P73		4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4	
	V <sub>IL</sub> (2)	P70 port input/ interrupt side		2.7 to 4.0	VSS		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	Port 0 PWM0, PWM1		4.0 to 5.5	V <sub>SS</sub>		0.15V <sub>DD</sub> +0.4	
	V <sub>IL</sub> (4)			2.7 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (5)	Port 70 watchdog timer side		2.7 to 5.5	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (6)	XT1, XT2, CF1, RES		2.7 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Instruction	tCYC			3.0 to 5.5	0.245		200	
cycle time (Note 2-2)			Except for onboard programming	2.7 to 5.5	0.490		200	μs
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency division ratio=1/1 External system clock duty =50±5%	3.0 to 5.5	0.1		12	
			CF2 pin open System clock frequency division ratio=1/1 External system clock duty =50±5%	2.7 to 5.5	0.1		6	MHz
Oscillation frequency	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		12		
range (Note 2-3)	FmCF(2)	CF1, CF2	6MHz ceramic oscillation See Fig. 1.	2.7 to 5.5		6		MHz
	FmRC		Internal RC oscillation	2.7 to 5.5	0.3	1.0	2.0	1
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.7 to 5.5		32.768		kHz

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

## **Electrical Characteristics** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

			10 0 10 100 0, 100	. 22	. 00-				
Parameter	Symbol	Pin/Remarks	arks Conditions		Specification				
raiailletei	Symbol	FIII/IXEIIIAIKS	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1 UHD+, UHD-	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.7 to 5.5			1		
	I <sub>IH</sub> (2)	XT1, XT2	For input port specification  VIN=VDD	2.7 to 5.5			1		
	I <sub>IH</sub> (3)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 5.5			15		
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1 UHD+, UHD-	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.7 to 5.5	-1			μА	
	I <sub>IL</sub> (2)	XT1, XT2	For input port specification  VIN=VSS	2.7 to 5.5	-1				
	I <sub>IL</sub> (3)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	2.7 to 5.5	-15				
High level output	V <sub>OH</sub> (1)	Ports 0, 1, 2, 3	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1				
voltage	V <sub>OH</sub> (2)		I <sub>OH</sub> =-0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.2mA	2.7 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (4)	P71 to P73	I <sub>OH</sub> =-1.6mA	3.0 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (5)		I <sub>OH</sub> =-1mA	2.7 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (6)	PWM0, PWM1	I <sub>OH</sub> =-10mA	4.5 to 5.5	V <sub>DD</sub> -1.5				
	V <sub>OH</sub> (7)	P05 (CK0 when	I <sub>OH</sub> =-1.6mA	3.0 to 5.5	V <sub>DD</sub> -0.4				
	V <sub>OH</sub> (8)	using system clock output function)	I <sub>OH</sub> =-1mA	2.7 to 5.5	V <sub>DD</sub> -0.4				
Low level output	V <sub>OL</sub> (1)	P00, P01	I <sub>OL</sub> =30mA	4.5 to 5.5			1.5	٧	
voltage	V <sub>OL</sub> (2)		I <sub>OL</sub> =5mA	3.0 to 5.5			0.4		
	V <sub>OL</sub> (3)		I <sub>OL</sub> =2.5mA	2.7 to 5.5			0.4		
	V <sub>OL</sub> (4)	Ports 0, 1, 2	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5		
	V <sub>OL</sub> (5)	PWM0, PWM1	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4		
	V <sub>OL</sub> (6)	XT2	I <sub>OL</sub> =1mA	2.7 to 5.5			0.4		
	V <sub>OL</sub> (7)	Port 3	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4		
	V <sub>OL</sub> (8)	P70	I <sub>OL</sub> =1mA	2.7 to 5.5			0.4		
	V <sub>OL</sub> (9)	P71 to P73	I <sub>OL</sub> =5mA	3.0 to 5.5			0.4		
	V <sub>OL</sub> (10)	]	I <sub>OL</sub> =2.5mA	2.7 to 5.5			0.4		
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	15	35	80	LO.	
	Rpu(2)	Port 70		2.7 to 5.5	18	50	150	kΩ	
Hysteresis voltage	VHYS	RES Ports 1, 2, 3, 7		2.7 to 5.5		0.1V <sub>DD</sub>		V	
Pin capacitance	СР	All pins	For pins other than that under test:  VIN=VSS f=1MHz Ta=25°C	2.7 to 5.5		10		pF	

## Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

#### 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	-	Daramatar	Cumbal	Pin/	Conditions		Specification may			
	r	Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 8.		2			
		Low level pulse width	tSCKL(1)				1			
		High level pulse width	tSCKH(1)				1			
	ock		tSCKHA(1a)		Continuous data transmission/reception mode  USB, SIO4 nor SIO9 are not in use simultaneous.  See Fig. 8.  (Note 4-1-2)		4			
	Input clock		tSCKHA(1b)		Continuous data transmission/reception mode  USB is in use simultaneous.  SIO4 nor SIO9 are not in use simultaneous.  See Fig. 8.  (Note 4-1-2)	2.7 to 5.5	7			tCYC
clock			tSCKHA(1c)		Continuous data transmission/reception mode  USB, SIO4 and SIO9 are in use simultaneous.  See Fig. 8.  (Note 4-1-2)		9			
Serial clock		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected     See Fig. 8.		4/3			
		Low level pulse width	tSCKL(2)		Cooking. o.			1/2		
		High level pulse width	tSCKH(2)					1/2		tSCK
	ock	puise widiii	tSCKHA(2a)		Continuous data transmission/reception mode USB, SIO4 nor SIO9 are not in use simultaneous. CMOS output selected See Fig. 8.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	
	Output clock		tSCKHA(2b)		Continuous data transmission/reception mode USB is in use simultaneous. SIO4 nor SIO9 are not in use simultaneous. CMOS output selected See Fig. 8.	2.7 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) +(19/3) tCYC	tCYC
		tí	tSCKHA(2c)		Continuous data transmission/reception mode  USB, SIO4 and SIO9 are in use simultaneous.  CMOS output selected  See Fig. 8.		tSCKH(2) +2tCYC		tSCKH(2) +(25/3) tCYC	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Continued on next page.

Continued from preceding page.

	-	Parameter	Symbol	Pin/	Conditions			Spec	ification	
	-	rarameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
input	Da	Data setup time tsDI(1) SB0(P11), SI0(P11) • Must be specified with respect to rising edge of SIOCLK. • See Fig. 8.		2.7 to 5.5	0.03					
Serial	Da	ta hold time	thDI(1)			2.7 to 5.5	0.03			
	×	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/ reception mode     (Note 4-1-3)	2.7 to 5.5			(1/3)tCYC +0.05	μs
Serial output	Input clock		tdD0(2)		Synchronous 8-bit mode     (Note 4-1-3)	2.7 to 5.5			1tCYC +0.05	
Serie	Output clock		tdD0(3)		(Note 4-1-3)	2.7 to 5.5			(1/3)tCYC +0.05	

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK.

Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 8.

#### 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		D	O. wash ad	Pin/	O and distance			Specif	ication	
		Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	×	Frequency	tSCK(3)	SCK1(P15)	See Fig. 8.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.7 to 5.5	1			
clock	ln	High level pulse width	tSCKH(3)				1			tCYC
Serial clock	쑹	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected     See Fig. 8.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.7 to 5.5		1/2		
	Ou	High level pulse width	tSCKH(4)					1/2		tSCK
Serial input	Da	ata setup time	tsDI(2)	SB1(P14), SI1(P14)	Must be specified with respect to rising edge of SIOCLK.     See Fig. 8.	2.7 to 5.5	0.03			
Serial	Da	ata hold time	thDI(2)			2.7 to 5.5	0.03			
Serial output	Ot	utput delay time	tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK.     Must be specified as the time to the beginning of output state change in open drain output mode.     See Fig. 8.	2.7 to 5.5			(1/3)tCYC +0.05	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

#### 3. SIO4 Serial I/O Characteristics (Note 4-3-1)

	-	Parameter	Symbol	Pin/	Conditions			Spec	ification	ı	
			-	Remarks		V <sub>DD</sub> [V]	min	typ	max	unit	
		Frequency	tSCK(5)	SCK4(P24)	See Fig. 8.		2				
		Low level pulse width	tSCKL(5)				1				
		High level	tSCKH(5)				1				
	ck	pulse width	tSCKHA(5a)		<ul> <li>USB, SIO9 nor continuous data transmission/reception mode of SIO0 are not in use simultaneous.</li> <li>See Fig. 8.</li> <li>(Note 4-3-2)</li> </ul>		4				
	Input clock		tSCKHA(5b)		USB is in use simultaneous. SIO9 nor continuous data transmission/reception mode of SIO0 are not in use simultaneous. See Fig. 8. (Note 4-3-2)	2.7 to 5.5	7			tCYC	
Serial clock			tSCKHA(5c)		USB, SIO9 and continuous data transmission/reception mode of SIO0 are in use simultaneous. See Fig. 8. (Note 4-3-2)		12				
rial		Frequency	tSCK(6)	SCK4(P24)	CMOS output selected		4/3				
Se		Low level pulse width	tSCKL(6)		• See Fig. 8.			1/2		tSCK	
		High level pulse width	tSCKH(6)					1/2		ISCK	
	lock		tSCKHA(6a)		<ul> <li>USB, SIO9 nor continuous data transmission/reception mode of SIO0 are not in use simultaneous.</li> <li>CMOS output selected</li> <li>See Fig. 8.</li> </ul>		tSCKH(6) +(5/3) tCYC		tSCKH(6) +(10/3) tCYC		
	Output clock		tSCKHA(6b)		USB is in use simultaneous. SIO9 nor continuous data transmission/reception mode of SIO0 are not in use simultaneous. CMOS output selected See Fig. 8.	2.7 to 5.5	tSCKH(6) +(5/3) tCYC		tSCKH(6) +(19/3) tCYC	tCYC	
			tSCKHA(6c)		USB, SIO9 and continuous data transmission/reception mode of SIO0 are in use simultaneous. CMOS output selected See Fig. 8.		tSCKH(6) +(5/3) tCYC		tSCKH(6) +(34/3) tCYC		
Serial input	Da	ta setup time	tsDI(3)	SO4(P22), SI4(P23)	Must be specified with respect to rising edge of SIOCLK.     See Fig. 8.	2.7 to 5.5	0.03				
Serial	Da	ta hold time	thDI(3)			2.7 to 5.5	0.03				
Serial output	Output delay time	utput delay time tdD0(5)	output delay time	tdD0(5)	SO4(P22), SI4(P23)	<ul> <li>Must be specified with respect to rising edge of SIOCLK.</li> <li>Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>See Fig. 8.</li> </ul>	2.7 to 5.5			(1/3)tCYC +0.05	μѕ

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input in continuous trans/rec mode, a time from SI4RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

#### 4. SIO9 Serial I/O Characteristics (Note 4-4-1)

	D	arameter	Symbol	Pin/	Conditions			Specif	ication	
	<u>- ۲</u>		,	Remarks		V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(7)	SCK9(P27)	See Fig. 8.		2			
		Low level pulse width	tSCKL(7)				1			
		High level	tSCKH(7)				1			
	ıck	pulse width	tSCKHA(7a)		USB, SIO4 nor continuous data transmission/reception mode of SIO0 are not in use simultaneous. See Fig. 8. (Note 4-4-2)		4			
	Input clock		tSCKHA(7b)		USB is in use simultaneous. SIO4 nor continuous data transmission/reception mode of SIO0 are not in use simultaneous. See Fig. 8. (Note 4-4-2)	2.7 to 5.5	7			tCYC
Serial clock			tSCKHA(7c)		USB, SIO4 and continuous data transmission/reception mode of SIO0 are in use simultaneous. See Fig. 8. (Note 4-4-2)		13			
rial		Frequency	tSCK(8)	SCK9(P27)	CMOS output selected		4/3			
Se		Low level pulse width	tSCKL(8)		• See Fig. 8.			1/2		tSCK
	•	High level pulse width	tSCKH(8)					1/2		ISCK
	clock		tSCKHA(8a)		USB, SIO4 nor continuous data transmission/reception mode of SIO0 are not in use simultaneous. CMOS output selected See Fig. 8.		tSCKH(8) +(5/3) tCYC		tSCKH(8) +(10/3) tCYC	
	Output clock		tSCKHA(8b)		USB is in use simultaneous. SIO4 nor continuous data transmission/reception mode of SIO0 are not in use simultaneous. CMOS output selected See Fig. 8.	2.7 to 5.5	tSCKH(8) +(5/3) tCYC		tSCKH(8) +(19/3) tCYC	tCYC
			tSCKHA(8c)		USB, SIO4 and continuous data transmission/reception mode of SIO0 are in use simultaneous. CMOS output selected See Fig. 8.		tSCKH(8) +(5/3) tCYC		tSCKH(8) +(37/3) tCYC	
Serial input	Da	ta setup time	tsDI(4)	SO9(P25), SI9(P26)	Must be specified with respect to rising edge of SIOCLK.     See Fig. 8.	2.7 to 5.5	0.03			
Serial	Da	ta hold time	thDI(4)			2.7 to 5.5	0.03			
Serial output	Ou	tput delay time	tdD0(6)	SO9(P25), SI9(P26)	Must be specified with respect to rising edge of SIOCLK.     Must be specified as the time to the beginning of output state change in open drain output mode.     See Fig. 8.	2.7 to 5.5			(1/3)tCYC +0.05	μs

Note 4-4-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-4-2: To use serial-clock-input in continuous trans/rec mode, a time from SI9RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

## Pulse Input Conditions at Ta = -40°C to +85°C, $V_SS1 = V_SS2 = V_SS3 = 0V$

Parameter	Cumahad	Pin/Remarks	Conditions			Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High/low level pulse width	tP1H(1)	INT0(P70),	Interrupt source flag can be set.     Frent inputs for times 0 or 1.					
puise width	tP1L(1)	INT1(P71), INT2(P72),	<ul> <li>Event inputs for timer 0 or 1 are enabled.</li> </ul>					
		INT4(P20 to P23),		2.7 to 5.5	1			
		INT5(P24 to P27),						
		INT6(P20), INT7(P24)						
	tPIH(2)	INT3(P73) when	Interrupt source flag can be set.					tCYC
	tPIL(2)	noise filter time constant is 1/1	Event inputs for timer 0 are enabled.	2.7 to 5.5	2			1010
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	2.7 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when	Interrupt source flag can be set.     Event inputs for timer 0 are	2.7 to 5.5	256			
	u 1=(+)	constant is 1/128	enabled.	2.7 10 0.0	200			
	tPIL(5)	RES	Resetting is enabled.	2.7 to 5.5	200			μs

## AD Converter Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_SS1 = V_SS2 = V_SS3 = 0V$

	0	D: /D	0 - 174			Specif	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	N	AN0(P00) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN7(P07), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2)	AD conversion time = 32xtCYC (when ADCR2 = 0) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.49µs)		97.92 (tCYC= 3.06μs)	
				3.0 to 5.5	23.52 (tCYC= 0.735µs)		97.92 (tCYC= 3.06μs)	
			AD conversion time = 64×tCYC (when ADCR2 = 1) (Note 6-2)	4.5 to 5.5	18.82 (tCYC= 0. 294µs)		97.92 (tCYC= 1.53µs)	μs
				3.0 to 5.5	47.04 (tCYC= 0.735μs)		97.92 (tCYC= 1.53µs)	
Analog input voltage range	VAIN	]		3.0 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port	IAINH		VAIN = V <sub>DD</sub>	3.0 to 5.5			1	4
input current	IAINL		VAIN = V <sub>SS</sub>	3.0 to 5.5	-1			μА

Note 6-1: The quantization error (±1/2LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the time the complete digital value corresponding to the analog input value is loaded in the required register.

## $\textbf{Consumption Current Characteristics} \ at \ Ta = -40^{\circ}C \ to \ +85^{\circ}C, \ V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Danamatan	O. wash ad	Pin/	One distance			Specif	ication	
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side	4.5 to 5.5		9.3	23	
(Note 7-1)	IDDOP(2)		Internal PLL oscillation stopped     Internal RC oscillation stopped     1/1 frequency division ration	3.0 to 3.6		5.3	13	
	IDDOP(3)		FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 12MHz side	4.5 to 5.5		12	28	
	IDDOP(4)		Internal PLL oscillation mode     Internal RC oscillation stopped     1/1 frequency division ration	3.0 to 3.6		6.4	16	mA
	IDDOP(5)		FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		6.1	15	
	IDDOP(6)	]	System clock set to 6MHz side	3.0 to 3.6		3.5	8.2	
	IDDOP(7)	1	<ul><li>Internal RC oscillation stopped</li><li>1/2 frequency division ration</li></ul>	2.7 to 3.0		2.9	6.4	
	IDDOP(8)	1	FmCF=0MHz (oscillation stopped)	4.5 to 5.5		0.68	3.3	
	IDDOP(9)		FsX'tal=32.768kHz crystal oscillation mode     System clock set to internal RC oscillation	3.0 to 3.6		0.36	1.6	
	IDDOP(10)		1/2 frequency division ration	2.7 to 3.0		0.30	1.23	
	IDDOP(11)		• FmCF=0MHz (oscillation stopped)	4.5 to 5.5		42	160	
	IDDOP(12)	1	FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side	3.0 to 3.6		17	64	μΑ
	IDDOP(13)	1	<ul><li>Internal RC oscillation stopped</li><li>1/2 frequency division ration</li></ul>	2.7 to 3.0		13	46	
HALT mode consumption current	IDDHALT(1)		HALT mode     FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		4.6	11	
(Note 7-1)	IDDHALT(2)		System clock set to 12MHz side     Internal PLL oscillation stopped     Internal RC oscillation stopped     1/1 frequency division ration	3.0 to 3.6		2.5	6.2	
	IDDHALT(3)		HALT mode     FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		6.4	16	mA
	IDDHALT(4)		System clock set to 12MHz side     Internal PLL oscillation mode     Internal RC oscillation stopped     1/1 frequency division ration	3.0 to 3.6		3.5	8.5	
	IDDHALT(5)		HALT mode     FmCF=12MHz ceramic oscillation mode	4.5 to 5.5		2.8	6.8	
	IDDHALT(6)		FmCF=12MHz ceramic oscillation mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 6MHz side			1.5	3.7	
	IDDHALT(7)		Internal RC oscillation stopped     1/2 frequency division ration	2.7 to 3.0		1.3	2.9	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

Continued from preceding page.

Doromotor	Cumbal	Pin/	Conditions			Specif	ication	
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption	IDDHALT(8)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2	HALT mode     FmCF=0MHz (oscillation stopped)	4.5 to 5.5		0.37	1.8	
current	IDDHALT(9)	=V <sub>DD</sub> 3	FsX'tal=32.768kHz crystal oscillation mode	3.0 to 3.6		0.18	0.84	mA
(Note 7-1)	IDDHALT(10)		<ul><li>System clock set to internal RC oscillation</li><li>1/2 frequency division ration</li></ul>	2.7 to 3.0		0.15	0.63	
	IDDHALT(11)		HALT mode     FmCF=0MHz (oscillation stopped)	4.5 to 5.5		27	108	
	IDDHALT(12)		FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side	3.0 to 3.6		8.2	38	
	IDDHALT(13)		<ul><li>Internal RC oscillation stopped</li><li>1/2 frequency division ration</li></ul>	2.7 to 3.0		5.9	26	
HOLD mode	IDDHOLD(1)	V <sub>DD</sub> 1	HOLD mode	4.5 to 5.5		0.10	27	μА
consumption	IDDHOLD(2)		• CF1=V <sub>DD</sub> or open	3.0 to 3.6		0.04	18	·
current	IDDHOLD(3)		(External clock mode)	2.7 to 3.0		0.04	16	
Timer HOLD	IDDHOLD(4)		Timer HOLD mode	4.5 to 5.5		22	92	
mode	IDDHOLD(5)		• CF1=V <sub>DD</sub> or open	3.0 to 3.6		5.4	29	
consumption current	IDDHOLD(6)		(External clock mode) • FsX'tal=32.768kHz crystal oscillation mode			3.5	18	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

## **USB Characteristics and Timing** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_SS1 = V_SS2 = V_SS3 = 0V$

			~~			
Parameter	Cymphol	Conditions		Specifi	cation	
Parameter	Symbol	Conditions	min	typ	max	unit
High level output	VOH(USB)	• 15kΩ±5% to GND	2.8		3.6	٧
Low level output	VOL(USB)	• 1.5kΩ±5% to 3.6V			0.3	<b>V</b>
Output signal crossover voltage	V <sub>CRS</sub>		1.3		2.0	٧
Differential input sensitivity	V <sub>DI</sub>	•   (UHD+)-(UHD-)	0.2			V
Differential input common mode range	Vсм		0.8		2.5	٧
High level input	V <sub>IH</sub> (USB)		2.0			>
Low level input	VIL(USB)				0.8	<b>V</b>
USB data rise time	t <sub>R</sub>	• R <sub>S</sub> =33Ω, C <sub>L</sub> =50pF	4		20	ns
USB data fall time	t <sub>F</sub>	• R <sub>S</sub> =33Ω, C <sub>L</sub> =50pF	4		20	ns

## F-ROM Write Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$ , $V_SS1 = V_SS2 = V_SS3 = 0V$

Dorometer	Cumbal	Pin	Conditions		Specification				
Parameter	Symbol	PIN	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	128-byte programming     Erasing current included	3.0 to 5.5		25	40	mA	
Programming time	tFW(1)		<ul><li>128-byte programming</li><li>Erasing current included</li><li>Time for setting up 128-byte data is excluded.</li></ul>	3.0 to 5.5		22.5	45	ms	

#### Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal	Vendor		Cir	cuit Const	ant	Operating Voltage		lation tion Time	D I
Frequency	Name	Oscillator Name	C1 [pF]	C2 [pF]	Rd1 [Ω]	Range [V]	typ [ms]	max [ms]	Remarks
6MHz	MURATA	CSTCR6M00G15***-R0	(39)	(39)	1k	2.7 to 5.5	0.10	0.50	
8MHz	MURATA	CSTCE8M00G15***-R0	(33)	(33)	470	3.0 to 5.5	0.10	0.50	Duilt in O4 CO
10MHz	MURATA	CSTCE10M0G15***-R0	(33)	(33)	330	3.0 to 5.5	0.10	0.50	Built in C1, C2
12MHz	MURATA	CSTCE12M0G15***-R0	(33)	(33)	330	3.0 to 5.5	0.10	0.50	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V<sub>DD</sub> goes above the operating voltage lower limit (see Figure 4).

#### **Characteristics of a Sample Subsystem Clock Oscillator Circuit**

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a CF Oscillator

Nominal	Vendor	Oscillator Name	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		Damada
Frequency	Name		C3 [pF]	C4 [pF]	Rf [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks
32.768kHz	EPSON TOYOCOM	MC-306	18	18	OPEN	510k	2.7 to 5.5	1.1	3.0	Applicable CL value=12.5pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 CF Oscillator Circuit


Figure 2 XT Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time




**HOLD Reset Signal and Oscillation Stabilization Time** 

Figure 4 Oscillation Stabilization Times



When using the internal PLL circuit to generate the 48MHz clock for USB , it is necessary to connect a filter circuit such as that shown to the left to the P34/FILT pin.


Figure 5 Filter Circuit for the Internal PLL Circuit



#### Note:

It's necessary to adjust the Circuit Constant of the USB Port Peripheral Circuit each mounting board.

Figure 6 USB Port Peripheral Circuit



#### Note:

Determine the value of CRES and RRES so that the reset signal is present for a period of 200µs after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 7 Reset Circuit




Figure 8 Serial Input/Output Waveforms




Figure 9 Pulse Input Timing Signal Waveform




Figure 10 USB Data Signal Timing and Voltage Level

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of February, 2007. Specifications and information herein are subject to change without notice.